日本語
Blog Archives
How to use RL78/FGIC series in e2 studio?
Hi I am currently using RL78/G13 sereis on e2 studio with GCC compiler. It works perfectly! But, I can’t find RL78/FGIC(RAJ240xxx series) on the list of creating project window. Cant find with CCRL compiler option either. Is there any possibilities
File not found
A few Header files as well as .dat files not found: returns invalid path /directory while using drp module. while cleaning, I am getting a few errors as shown below. Avoiding the error while cleaning, when am building the program ,these
LLVM Build?
Will the GCC toolchain for RX migrate to LLVM like what has been done for RL78?
ソースコードの開示について
ライセンスに関する質問です。 弊社にて作成したソースコードに対して、GCC for Renesas GNURL Toolchain（改変無し）を利用してビルドを行った実行ファイルを家電製品に搭載させることを考えています。 この場合のソースコード開示対象は、弊社で作成したソースコードは除外されるという認識でよろしいでしょうか？ 以下の条項を読むと、Libraryと単純にリンクしたものであればスコープ外であることが記されており、弊社作成ソースコードは開示対象外であるように解釈できます。 https://www.gnu.org/software/libc/manual/html_mono/libc.html#Copying 5. A program that contains no derivative of any portion of the Library, but is designed to work with the Library by being compiled or linked with it, is
GNU Gcc compiler
I have create Prj as example to test the GNU GCC compiler and I add a simple SCI component , when I compile the project I have this errors ’11:01:54 **** Building Selected Files of configuration HardwareDebug for project Example ****
GNURX 8.3.0.202102 doesn’t recognize DECNT register of RXv3
Hello support team, After updating GNURX to 8.3.0.202102, I’m facing the following error. It seems that GNURX 8.3.0.202102 doesn’t recognize DECNT register of RXv3. C:\Temp\DevTools\cc39oWha.s:142: Error: mvfdc DECNT,R2 C:\Temp\DevTools\cc39oWha.s:142: Error: ^ syntax error, unexpected EXPR, expecting DCREG C:\Temp\DevTools\cc39oWha.s:1084: Error: mvtdc R1,DECNT
LLVM-RL78 clang ld.lld’s incorrect relocation address problem
Hello support team, Thank you for your replies. The our shared RL78/G14 project has the following source line. LLVM-RL78 clang ld.lld generates correct relocation address. But if I remove the line, LLVM-RL78 clang generates incorrect relocation address. This problem might be
Question about generated code by LLVM-RL78 (code – 2021/06/09)
Hello support team, I’m facing unexpected behavior of compiled code with -O0 optimize option. The following code is expected to toggle P5.2 every function call but it doesn’t work. According to disassembly view and objdump result, there are strange code ‘xor1 cy, a.7’
A small tip to try LLVM-RL78’s “-frenesas-extensions” option with RL78 Smart Configurator’s LLVM-RL78 mode
Hello, I’m going to try LLVM-RL78’s “-frenesas-extensions” option with RL78 Smart Configurator’s LLVM-RL78 mode and I notice the following small tip. (This post isn’t a question.) (1) Not only “-frenesas-extensions” but also “-U__CCRL__” is necessary. (2) Linker script has to be
LLVM-RL78 clang assembler shows stack dump when wrong assembly code is written
Hello support team, I met a stack dump of LLVM-RL78 clang assembler as in the following screen copy when I wrote the following wrong assembly code. This isn’t so serious for me, but it seems to be better that such stack
